工作內容
- RTL/Digital circuit design, synthesis, and simulation/verification
- FPGA synthesis, verification
應徵條件
- Familiar with Verilog coding、Design Compiler & STA timing closure
- Experience in FPGA verification、SATA/PCIe I/O & OEM project design is a plus
Specializing in IT industry recruitment and career consultationJecho.Me | More than just recruiters, we are your career consultants.
This information is for JECHO use only and no part may be reproduced without the permission of JECHO.
Please contact us at Jecho.Me Tel: +886-2-6617-2566.
