工作內容
- Digital logic design and verification in PCIe project
需求條件
- 大學以上資訊工程、電機電子工程相關，5年以上相關工作經驗
- Familiar with system Verilog, UVM environment
- Familiar with RTL design
- Familiar with PCIe architecture
Specializing in IT industry recruitment and career consultationJecho.Me | More than just recruiters, we are your career consultants.
This information is for JECHO use only and no part may be reproduced without the permission of JECHO.
Please contact us at Jecho.Me Tel: +886-2-6617-2566.
