1995年慧榮科技成立於矽谷,目前企業辦公室設立於香港、台灣與美國,並在台灣、中國、香港、韓國、日本、美國均設有研發及營運團隊。於 2005 年在美國 Nasdaq上市,為亞洲第一家赴美掛牌的IC設計公司,並堅持著務實、誠信、創新三大精神將每項領域都做到最好。

Once JECHO receives your application, we will help refer your profile to the vacancy. For any other job requests, please visit us on JECHO.ME, or contact our JECHO Consultants.
Upload your CV/resume or any other relevant file. Max. file size: 40 MB.

工作內容

  • Digital IC design
  • Verilog RTL coding and simulation
  • ASIC front-end design flow development
  • Familiar with Tessent MBIST flow integration

需求條件

  • Experience in the Tessent MBIST flow is preferred.
  • Familiar DFT flow: ATPG / BSD / Memory BIST
  • Familiar with Verilog RTL coding/simulation and SoC integration
  • Familiar with Verilog / TCL / Perl / shell script / makefile

Tagged as: RTL, systemverilog, verilog

Leave a Reply or a Review

*